Abstract. If adjacent wires are brought into a simple specific order of their switching activities, the effect of power optimal wire spacing can be increased. In this paper we will present this order along with a prove of this observation. For this purpose, it is shown how to derive the new power optimal wire positions by solving a geometric program. Due to their simplicity in implementation, both principles reported substantially differ from previous approaches. We also quantify the power optimization potential for wires based on a representative circuit model, with promising results.
Introduction
Today it is widely accepted that one of the new key issues in designing CMOS circuits at 130, 90 and 65nm technologies is power. We have to work under power constraints that stem from heat removal, reliability or battery lifetime limitations. It is not possible to benefit from either the integration complexity or performance features of a new technology node without optimizing for a low power consumption at all levels of the design.
Structure of This Document. This section continues with a short overview of existing work in the field of wire ordering and wire spacing and of our approach. Also to the Introduction belongs an illustration of CMOS power basics and the current situation for on-chip wires to an extent we will need in subsequent sections. The next section is the description of power optimal wire spacing and ordering. We create a rule for power optimal wire ordering. The rule is mathematically proved in Section 3. All of Section 4 deals with experiments to quantify the optimization potential of wire spacing and ordering. Section 5 will conclude the article together with some future remarks.
Related Work and Presented Approach. Wire ordering and spacing both have a long history in Electronic Design Automation. People attempt to space and order bus wires for different objectives like power [7] , crosstalk [2] [7] , area [4] , or timing [8] . The latter work contains a more complete list.
Our approach reveals two basic phenomenons which have not been previously published. First, the wire spacing problem is written as a geometric program rather than developing a heuristic or using exhaustive searching. Taking a step forward, a mathematical formulation for a new globally power optimal wire order is formulated. Figure 1 shows an unoptimized bus (a) with an un-populated routing track. The idea is to place the wires off-grid (c), so that the unused space can be exploited: An individual distance is assigned to each wire pair based on the wire activities. A lower capacitance for highly active wires and vice versa is the result. If the wires are put into the order (b) indicated by Figure 2 beforehand, the power savings increase.
CMOS Power Basics
The power consumption of a CMOS gate is usually decomposed into a static and a dynamic component. The static one is about to reach orders of magnitudes similar to the dynamic one [11] . However, this paper solely deals with part of the dynamic component. More precisely, we try to reduce the capacitive power caused by the edge capacitances to be described shortly. For our purpose we will reduce the capacitive power formula to κ · C and provide expressions for C and κ in this subsection.
Capacitance. One widely known fact in integrated system design is that the average wire capacitances tend to increase when compared to the average gate capacitances [11] [5] . The first address for capacitance minimization should therefore be the interconnects.
There has been another important trend in the physics of wires: the demand for ever higher integration densities and yet acceptable sheet resistances required a typical on-chip wire to become physically more thick than wide. This implied that now the edge-to-edge (other terms found in literature: x-coupling, lateral, sidewall) capacitances within one layer dominate [12] , as opposed to the past. Figure 3 shows a capacitance break down simulated with FastCap [9] . The test setup was a wire (dotted) on metal2 of a typical 0.13µm process embedded into a fully crowded proximity. Note that the bottom layer is not shown. The ratio between the sum of the two edge capacitances of that wire and all other capacitances of that wire is almost 78%.
Keeping in mind these observations, it is clear that the edge-to-edge capacitances are good candidates for power optimization. We approach the edge-toedge capacitance of a circuit node i with the plate capacitor formula:
where l i is the length of the wire, and d i and d i+1 the left and right distances to the next metal objects, respectively, cf. wire 2 in Figure 1 . Note that for the sake of brevity we assume each net to consist of only one segment. We will also omit the wire length since this paper only deals with the optimization of the distances between two wires. A more general disquisition can be found in [14] .
Switching Activity et al. The switching activity is a major factor that separates high-from low-power nets. It can represent a probability based on assumptions. Or, it is derived by a simulation on gate level and is related to the simulation time interval. It then represents the actual number of toggles of a node. Since there are more factors which influence the capacitive power, we want to define a variable κ that captures all these factors. We call it κ because all factors are invariant after synthesis. 
Power Optimal Wire Spacing and Ordering
Let us now consider N parallel wires of width w routed on M tracks as in Figure 1 . By combining (1) and (2) into the well-known formula for the capacitive power dissipation, P C = Cα 01 f V 2 dd , we get the objective function of a geometric program:
Wire Spacing
At this point it should be noted that we model the whole scenario to be enclosed in between two static wires with the numbers 0 and N + 1 to avoid edge effects which could influence the results. The analogon on a chip could be power or shield wires.
Between the two border wires, now arbitrary wire distances can occur. The only exception is that no wire pair must get closer than a minimum distance d min , cf. (4). The value of this minimum spacing is technology dependent. In the second constraint (5), β := (M + 1)D pitch − N · w was introduced to reflect the chip boundaries. We assume w + d min = d pitch which is the case for many processes. Obviously, if there are no more than N tracks availiable between the above mentioned border wires routed on tracks 0 and M + 1, there will be no freedom to optimize the distances and thus the power objective. Hence, M > N is the prerequisite to do wire spacing and shall therefore be true for the remainder of the document.
Wire Ordering
Wire ordering is the deliberate assignment between wires and available tracks in the effort to optimize some objective function. For our case, the non-linearity induced by 1/d in (3) lets anticipate an influence of the arrangement of (κ n ) on the effect of wire spacing for low power. 
Definition 2. Given is a set
(κ 0 , κ 1 , . . . , κ N , κ N +1 ) of κ
-factors of the N nets to be routed as defined in (2). For a permutation π of the numbers
a+1 be the two greatest elements of (q
) (in theorem 4 we will prove that these have to be adjacent).
3 Proof of Theorem 1
Known Results from Convex Programming
We first state a basic results from convex programming that we shall need in our subsequent considerations. In what is to follow we denote by u n the n-th unit vector and by e the all-ones vector (1, . . . , 1)
T .
Theorem 2. Let P ⊂ R n be a closed convex subset of the open convex set C and let
where N P (x * ) is the cone of the outer normals in x * , defined by
For the proof of this theorem and some background on convex programming, we refer the reader to [10] , theorem 27.4. The next lemma is a simple inequality of the square root function, which will be essential for the proof of our results. Proof. This follows straightforward from the fact that the function x → √ x is differentiable in (0, ∞) and has strictly decreasing slope.
Characterization of the Optimal Distances
For ease of notation let us now denote κ n + κ n−1 by γ n . We first consider the problem of characterizing the optimal d-vector of (3)- (5) for a given wire ordering. Proof. Let d * ∈ P andγ as required by the theorem. We have to show that
Theorem 3. Let
. For this purpose let I denote the index set I := {n :
. . .
One can easily calcuate λ 0 = 
for n = 1, . . . , N + 1. In case λ n > 0 for all n = 1, . . . , N + 1, the vector d * would be determined by the intersection of N + 2 hyperplanes with normal vectors −u 1 , . . . , −u N +1 and e, which is clearly impossible as M > N. So at least one λ n must be 0, and this can only be the case if λ 0 = m, which means
, whereas for n / ∈ M the value of d * n is determined by the intersection of the hyperplanes −u
* is of the form stated above.
For the following consideration we assume that the optimal wire spacing d * is of the form d * n =γ √ κ n + κ n−1 . If one or more distances are at their lower bound, things get a bit more technical, but the result is basically the same. So the objective function (3) is reduced tõ
Power Optimal Wire Ordering
Before we prove our main result, we first provide the "building blocks". The basic idea is to make use of the inductive nature of the proposed algorithm. The next theorem provides us with the key ideas for the proof of theorem 1, but first let us formalize the notion of a unimodal wire ordering. Definition 3. Let (q n ) n=0,...,N +1 ∈ K be a wire ordering of the (κ i ). If there exists an index t, 1 < t < N + 1, such that q n−1 ≤ q n ∀ n ≤ t and q n ≥ q n+1 ∀ n ≥ t, the wire ordering (q n ) is called a unimodal wire ordering with mode t. (q n ) n=0,. ..,N +1 ∈ K be a power optimal wire ordering. Then (q n ) is unimodal. Furthermore, if we denote by q t ≥ q s ≥ q r the three greatest elements of (q n ), then these can (and in case they are uniquely determined must) be chosen such that one of them is adjacent to both of the others; if q t > q s , q r , then q t is located between q r and q s , i.e. either r = t − 1 ∧ s = t + 1 or r = t + 1 ∧ s = t − 1.
Theorem 4. Let
Proof. To avoid some technical details we only prove the case where all elements of (q n ) are pairwise distinct. Similar arguments can be applied for the general case, but some special instances must be taken care of. We first prove that (q n ) has to be unimodal. To see this, let us assume the existence of a wire ordering (q n ) minimizing (3)- (5) that is not unimodal. Then there exists an index 1 < t < n such that q t−1 > q t < q t+1 , and we choose t to be minimal with that property; we may w.l.o.g. assume q t−1 ≤ q t+1 . Let (p n ) be the sequence defined by
Then the objective function for (p n ) differs from that of (q n ) by
As q t+1 + q t−1 ≥ q t−1 + q t−2 > 0 and q t−1 − q t > 0 we can apply lemma 1 to see that the objective for (p n ) is less than for (q n ), an obvious contradiction.
For the second claim of our theorem assume again that (q i ) is optimal with maximal element q t and q s , q r as defined in the theorem. Again, to avoid some technicalities we assume all elements of (q n ) to be pairwise distinct. Now suppose q t > q r , q s is not located between q s and q r , then due to unimodality both q s and q r have to be on the same side of q t , we assume w.l.o.g. that s, r > t, therefore q t−1 ≤ q r ≤ q s ≤ q t . Also due to unimodality, s = t+1, r = t+2 (there can be no smaller element between them, because q t is the unique mode of the sequence). Now we can reorder the sequence by changing the places of q t and q s without destroying unimodality, hence we define (p n ) by
and we use the same argument as above to obtain a contradiction. Consequently, q s and q r both have to be adjacent to the maximal element q t .
From the two statements of theorem 4 we may now deduce our central conclusions. We will prove the induction step separately to make things more concise. 
Now suppose there is a wire ordering (p n ) with objective value w < v . The elements a and b are the two greatest elements of (p n ), therefore they have to be adjacent and we can define a sequence (p i ) by inserting c between a and b. The objective value of (p n ) is
To see the other direction, let (q n ) be some wire ordering of length N +1 with objective value v, greatest element c and adjacent elements a and b, such that (q n ) defined by removing c from (q n ) minimizes v =
N n=1
q n + q n−1 . Suppose (q n ) is not the optimal wire ordering for length N +1, then there exists a sequence (p n ) with objective value w < v and we can define (p n ) with objective value w by removing c from (p i ). Again, we know w = w
It is now easy to see that the construction provided in theorem 1 simply formalizes the induction step given in theorem 5. We are finally ready to prove theorem 1.
Proof (of theorem 1).
We proceed by induction. The construction given in the theorem mimics exactly the statement of theorem 5, so the induction step is clear. For the induction basis, let us examine the case of n = 3. Here we have real numbers 0 < d ≤ e ≤ f and the ordering arising from the construction is either (0, d, f, e, 0) or (0, e, f, d, 0), depending on whether we insert e on the right or on the left of d. From theorem 4 we know that the optimal solution has to be unimodal with mode f and d and e have to be adjacent to f , so apart from the constructed sequences there are no possible solutions. Furthermore, the objective values of the two possible solutions are equal, so both are optimal.
Experiments
Without proof we propose that there also exists a permutation for which the power is worse than for any other permutation. This will shed light on the benefits expected from power optimal wire ordering. In other words, one who does not consider the actual wire order could abandon power savings anywhere between 0 and the maximum optimization potential. Note that the effect of wire spacing [13] alone is not subject of this document.
In our experiments we are considering (κ n ) to be similar to an industrial µprocessor [3] . For several values of N , we randomly selected a set of N parallel wires. Each of these sets were permuted three times: for power optimal, for power worst, and a for a typical ordering found for buses. The latter distribution is simply ordered by κ. Buses are typically arranged that way, assuming a descending toggle rate from the least to the most significant bit. A geometric program solver [6] is used to find the optimal power optimal values for various M s. An outer loop repeated the test some 300,000 times. We related the resulting average worst-case power and bus power values to the best-case power for each N, M combination. Tables 1 and 2 display the optimization potentials for the worst possible scenario and the bus scenario, respectively. For example, The edge-to-edge power for N = 64 wires routed on M = 65 tracks could be up to 3.4% worse if wire ordering was not cared for. It is interesting to note that this number is almost the same for any value of N , if M = N + 1. We further remark that most of the optimization potential can be exploited by adding only limited extra space. Figure 4 shows the experimental results for N = 64 and M = 65 as histogram in 1% intervals. For the same parameters we scatter plotted the optimization potential as a function of the fraction of the highest and lowest κ appearing in the design, cf. Figure 5 . This is an interesting source of information for the system designer. One can make out an upper optimization limit depending on only two circuit properties. The CPU-time to optimize an N = 256 (512, 768, 1024) case is 1.2s (15.1s, 41.2s, 113.9s) on a 3GHz PC.
Conclusion
Future Remarks. The model does not respect the effect of fringe capacitances and capacitances to other wires on the same layer. However, the applicability of the simpler 1/d model for C is shown in [13] . If a more detailed model is desired, capacitance extractions can be done to find fitting functions for C. Presuming these fitting functions remain posynomial, a globally optimal solution exists for the newly created problem [1] . Miller-capacitances and hence crosstalk power and signal integrity issues are not considered in this paper. Furthermore, the effect on timing of the proposed methodology has not been in the focus of this contribution. However, with little modifications in the objective function, targeting the timing problem with the same notion becomes possible.
Summary. In this paper a significant step forward was taken from power optimal wire spacing through geometric optimization alone. A proof was given for the presence of a power optimal order of wires that increases the effect of spacing. The order can be very simply arranged given the sorted power weighting factors of the involved wires. After ordering, geometric optimization delivers the globally best possible result without the use of heuristics. Extensive investigations show the potential of power optimal ordering. On broad buses, the power values for optimally ordered wires and those for an unoptimized order can differ by a two-digit percentage. Interesting results are further the saturating optimization potential for increased space and the dependency of the expected savings only on the highest and lowest value of κ.
